-
Notifications
You must be signed in to change notification settings - Fork 281
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Sipeed Tang Mega 138k : SDRAM test failed. #549
Comments
Hello, |
@agv100: We've planned some to work on this in the following weeks/months. This will probably happen soon but we are working on others features in priority on other features for now. |
I would like to give it a try on the modified board. If such design is based on the default official board hardware then my current hardware is 100% aligned. Meanwhile from the generated verilog file. |
Hello, I still can see sdram init failed, but, when I manually read-write upto 4-byte words, it works well:
Anything I have to do to get it fully working? |
I think you had an misunderstand on what the last commission. Read and think is what you need. The commit is for external SDRAM PMOD. End of story. Bests, |
hello ,i recently try to run litex on sipeed tang mega 138k pro , i'm now facing the exact same problem as you do . Have you figured out how to solve this problem yet ? |
Hello,
I'm trying to build litex bytestream with DDR3 support.
Previously, on-board DDR3 wa checked with GAO/simple example in sipeed github examples, so, should be operational.
But, when I load litex bitstream, build with --with-ddr3 support, I see, initially ddr3 could be seen:
But it's tests are failed:
And, when I try to access memory manually, it looks not working:
What could be a problem?
The text was updated successfully, but these errors were encountered: