Skip to content
View stavya3's full-sized avatar

Block or report stavya3

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. benchmarks benchmarks Public

    Forked from lsils/benchmarks

    EPFL logic synthesis benchmarks

    Verilog

  2. cayde cayde Public

    Forked from skudlur/cayde

    cayde is 32-bit RISC-V core written in SystemVerilog

    SystemVerilog

  3. cayde-2 cayde-2 Public

    SystemVerilog

  4. diablo diablo Public

    Forked from skudlur/diablo

    diablo is an Out-Of-Order 64-bit RISC-V processor.

    SystemVerilog

  5. odin-recipes odin-recipes Public

    HTML

  6. css-exercises css-exercises Public

    Forked from TheOdinProject/css-exercises

    HTML